Zenode.ai Logo
Beta
TSSOP (DGG)
Integrated Circuits (ICs)

SN74GTLP22033DGGR

Active
Texas Instruments

8-BIT LVTTL-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH

Deep-Dive with AI

Search across all available documentation for this part.

TSSOP (DGG)
Integrated Circuits (ICs)

SN74GTLP22033DGGR

Active
Texas Instruments

8-BIT LVTTL-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74GTLP22033DGGR
Logic TypeLVTTL-TO-GTLP Adjustable-Edge-Rate Registered Transceiver
Mounting TypeSurface Mount
Number of Bits8
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case48-TFSOP
Package / Case0.24 in
Package / Case [custom]6.1 mm
Supplier Device Package48-TSSOP
Supply Voltage [Max]3.45 V
Supply Voltage [Min]3.15 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 8.21
Digi-Reel® 1$ 8.21
Tape & Reel (TR) 2000$ 4.49
Texas InstrumentsLARGE T&R 1$ 6.29
100$ 5.12
250$ 4.03
1000$ 3.42

Description

General part information

SN74GTLP22033 Series

The SN74GTLP22033 is a high-drive, 8-bit, three-wire registered transceiver that provides inverted LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring, the same functionality as the SN74FB2033. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11.

The AO outputs, which are designed to sink up to 12 mA, include equivalent 26-resistors to reduce overshoot and undershoot.

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP22033 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL (VTT= 1.2 V and VREF= 0.8 V) or GTLP (VTT= 1.5 V and VREF= 1 V) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports,Texas Instruments GTLP Frequently Asked Questions, literature number SCEA019, andGTLP in BTL Applications, literature number SCEA017.