CD54HC42F3A
ActiveHIGH SPEED CMOS LOGIC BCD TO DECIMAL DECODER (1 OF 10)
Deep-Dive with AI
Search across all available documentation for this part.
CD54HC42F3A
ActiveHIGH SPEED CMOS LOGIC BCD TO DECIMAL DECODER (1 OF 10)
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD54HC42F3A |
|---|---|
| Circuit [custom] | 1 |
| Circuit [custom] | 4:10 |
| Current - Output High, Low [custom] | 5.2 mA |
| Current - Output High, Low [custom] | 5.2 mA |
| Independent Circuits | 1 |
| Mounting Type | Through Hole |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Package / Case | 7.62 mm, 0.3 in |
| Package / Case | 16-CDIP |
| Supplier Device Package | 16-CDIP |
| Type | Decoder |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
| Voltage Supply Source | Single Supply |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 38 | $ 8.09 | |
| Texas Instruments | TUBE | 1 | $ 10.69 | |
| 100 | $ 9.34 | |||
| 250 | $ 7.20 | |||
| 1000 | $ 6.44 | |||
Description
General part information
CD54HC42 Series
The ’HC42 and CD74HCT42 BCD-to-Decimal Decoders utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL decoders with the low power consumption of standard CMOS integrated circuits. These devices have the capability of driving 10 LSTLL loads and are compatible with the standard LS logic family. One of ten outputs (low on select) is selected in accordance with the BCD input. Non-valid BCD inputs result in none of the outputs being selected (all outputs are high).
The ’HC42 and CD74HCT42 BCD-to-Decimal Decoders utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL decoders with the low power consumption of standard CMOS integrated circuits. These devices have the capability of driving 10 LSTLL loads and are compatible with the standard LS logic family. One of ten outputs (low on select) is selected in accordance with the BCD input. Non-valid BCD inputs result in none of the outputs being selected (all outputs are high).
Documents
Technical documentation and resources