
DS1230Y-200+
ActiveIC NVSRAM 256KBIT PAR 28EDIP
Deep-Dive with AI
Search across all available documentation for this part.

DS1230Y-200+
ActiveIC NVSRAM 256KBIT PAR 28EDIP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | DS1230Y-200+ |
|---|---|
| Access Time | 200 ns |
| Memory Format | NVSRAM |
| Memory Interface | Parallel |
| Memory Organization | 32K x 8 |
| Memory Size | 32 kB |
| Memory Type | Non-Volatile |
| Mounting Type | Through Hole |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 28-DIP Module (0.600", 15.24mm) |
| Supplier Device Package | 28-EDIP |
| Technology | NVSRAM (Non-Volatile SRAM) |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
| Write Cycle Time - Word, Page | 200 ns |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | Updated |
|---|---|---|---|---|
| Digikey | N/A | 42 | $ 40.83 | 1m+ |
| 156 | $ 40.83 | |||
| Tube | 1 | $ 37.17 | 1m+ | |
| 10 | $ 33.00 | |||
| 25 | $ 31.47 | |||
| 50 | $ 30.36 | |||
| 100 | $ 29.28 | |||
| 250 | $ 27.91 | |||
Description
General part information
DS1230Y Series
The DS1230 256k Nonvolatile (NV) SRAMs are 262,144-bit, fully static, nonvolatile SRAMs organized as 32,768 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors VCCfor an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1230 devices can be used in place of existing 32k x 8 static RAMs directly conforming to the popular bytewide 28-pin DIP standard. The DIP devices also match the pinout of 28256 EEPROMs, allowing direct substitution while enhancing performance. DS1230 devices in the Low Profile Module package are specifically designed for surface-mount applications. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.
Documents
Technical documentation and resources