Zenode.ai Logo
Beta
Texas Instruments-SN74HC4040DE4 Counter Shift Registers Counter Single 12-Bit Binary UP 16-Pin SOIC Tube
Integrated Circuits (ICs)

SN74HCS174QDRQ1

Active
Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE PUSH-PULL 1-ELEMENT 16-PIN SOIC T/R AUTOMOTIVE AEC-Q100

Deep-Dive with AI

Search across all available documentation for this part.

Texas Instruments-SN74HC4040DE4 Counter Shift Registers Counter Single 12-Bit Binary UP 16-Pin SOIC Tube
Integrated Circuits (ICs)

SN74HCS174QDRQ1

Active
Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE PUSH-PULL 1-ELEMENT 16-PIN SOIC T/R AUTOMOTIVE AEC-Q100

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74HCS174QDRQ1
Clock Frequency200 MHz
Current - Output High, Low [custom]7.8 mA
Current - Output High, Low [custom]7.8 mA
Current - Quiescent (Iq)2 µA
FunctionReset, Set(Preset)
GradeAutomotive
Input Capacitance5 pF
Max Propagation Delay @ V, Max CL11 ns
Mounting TypeSurface Mount
Number of Bits per Element6
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeComplementary
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
QualificationAEC-Q100
Supplier Device Package16-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.72
10$ 0.63
25$ 0.59
100$ 0.48
250$ 0.45
500$ 0.38
1000$ 0.31
Digi-Reel® 1$ 1.17
10$ 0.73
25$ 0.61
100$ 0.48
250$ 0.42
500$ 0.38
1000$ 0.34
Tape & Reel (TR) 2500$ 0.24
Texas InstrumentsLARGE T&R 1$ 0.54
100$ 0.37
250$ 0.28
1000$ 0.19

Description

General part information

SN74HCS174-Q1 Series

The SN74HCS174-Q1 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR) inputs.

The SN74HCS174-Q1 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR) inputs.