
9DB233AGILFT
ActiveZERO DELAY BUFF, 100MHZ, -40 TO 85DEG C ROHS COMPLIANT: YES
Deep-Dive with AI
Search across all available documentation for this part.

9DB233AGILFT
ActiveZERO DELAY BUFF, 100MHZ, -40 TO 85DEG C ROHS COMPLIANT: YES
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 9DB233AGILFT |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 110 MHz |
| Input | Clock |
| Main Purpose | PCI Express (PCIe) |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | HCSL |
| Package / Case | 20-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| PLL | True |
| Ratio - Input:Output [custom] | 1:2 |
| Supplier Device Package | 20-TSSOP |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 5.03 | |
| 10 | $ 4.52 | |||
| 25 | $ 4.27 | |||
| 100 | $ 3.70 | |||
| 250 | $ 3.51 | |||
| 500 | $ 3.15 | |||
| 1000 | $ 2.66 | |||
| Digi-Reel® | 1 | $ 5.03 | ||
| 10 | $ 4.52 | |||
| 25 | $ 4.27 | |||
| 100 | $ 3.70 | |||
| 250 | $ 3.51 | |||
| 500 | $ 3.15 | |||
| 1000 | $ 2.66 | |||
| Tape & Reel (TR) | 3000 | $ 2.53 | ||
| Newark | Each (Supplied on Cut Tape) | 1 | $ 4.44 | |
| 10 | $ 3.33 | |||
| 25 | $ 3.22 | |||
| 50 | $ 3.13 | |||
| 100 | $ 3.03 | |||
| 250 | $ 2.89 | |||
| 500 | $ 2.78 | |||
| 1000 | $ 2.74 | |||
Description
General part information
9DB233 Series
The 9DB233 zero delay buffer (ZDB) supports PCIe Gen3 requirements while being backward compatible with PCIe Gen2 and Gen1. The 9DB233 is driven by a differential SRC output pair from a 932S421 or 932SQ420 or equivalent main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without spread spectrum clocking. An SMBus interface allows control of the PLL bandwidth and bypass options, while two clock request (OE#) pins make the 9DB233 suitable for Express Card applications.
Documents
Technical documentation and resources