SN74LS673N
ObsoleteSHIFT REGISTER SINGLE 16-BIT SERIAL TO SERIAL/PARALLEL 24-PIN PDIP TUBE
Deep-Dive with AI
Search across all available documentation for this part.
SN74LS673N
ObsoleteSHIFT REGISTER SINGLE 16-BIT SERIAL TO SERIAL/PARALLEL 24-PIN PDIP TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LS673N |
|---|---|
| Function | Serial to Parallel |
| Logic Type | Shift Register |
| Mounting Type | Through Hole |
| Number of Bits per Element | 16 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | Tri-State |
| Package / Case | 24-DIP |
| Package / Case | 0.6 in |
| Package / Case | 15.24 mm |
| Supplier Device Package | 24-PDIP |
| Voltage - Supply [Max] | 5.25 V |
| Voltage - Supply [Min] | 4.75 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
SN74LS673 Series
SN54LS673, SN74LS673
The 'LS673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A three-state input/output (SER/Q15) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the store-clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon commmand.
A high logic level at the chip-level (CS\) input disables both the shift-register clock and the storage register clock and places SER/Q15 in the high-impedance state. The store-clear function is not disabled by the chip select.
Documents
Technical documentation and resources
No documents available
