
SN74AUC02RGYR
Active4-CH, 2-INPUT, 0.8-V TO 2.7-V HIGH SPEED NOR GATES
Deep-Dive with AI
Search across all available documentation for this part.

SN74AUC02RGYR
Active4-CH, 2-INPUT, 0.8-V TO 2.7-V HIGH SPEED NOR GATES
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AUC02RGYR |
|---|---|
| Current - Output High, Low [custom] | 9 mA |
| Current - Output High, Low [custom] | 9 mA |
| Current - Quiescent (Max) [Max] | 10 µA |
| Input Logic Level - High [custom] | 1.7 V |
| Input Logic Level - Low [Max] | 0.7 V |
| Input Logic Level - Low [Min] | 0 V |
| Logic Type | NOR Gate |
| Max Propagation Delay @ V, Max CL | 2 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 4 |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 14-VFQFN Exposed Pad |
| Supplier Device Package | 14-VQFN (3.5x3.5) |
| Voltage - Supply [Max] | 2.7 V |
| Voltage - Supply [Min] | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Arrow | N/A | 5 | $ 0.42 | |
| 10 | $ 0.30 | |||
| 50 | $ 0.26 | |||
| 100 | $ 0.23 | |||
| 200 | $ 0.23 | |||
| Digikey | Cut Tape (CT) | 1 | $ 0.61 | |
| 10 | $ 0.53 | |||
| 25 | $ 0.49 | |||
| 100 | $ 0.39 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.31 | |||
| 1000 | $ 0.24 | |||
| Digi-Reel® | 1 | $ 0.61 | ||
| 10 | $ 0.53 | |||
| 25 | $ 0.49 | |||
| 100 | $ 0.39 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.31 | |||
| 1000 | $ 0.24 | |||
| Tape & Reel (TR) | 3000 | $ 0.17 | ||
| Texas Instruments | LARGE T&R | 1 | $ 0.34 | |
| 100 | $ 0.26 | |||
| 250 | $ 0.19 | |||
| 1000 | $ 0.14 | |||
Description
General part information
SN74AUC02 Series
This quadruple 2-input positive-NOR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCCoperation.
The SN74AUC02 device performs the Boolean function Y = (A + B)\ or Y = A\ × B\ in positive logic.
This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Documents
Technical documentation and resources