Zenode.ai Logo
Beta
24-DIP
Integrated Circuits (ICs)

SN74ALS666NT

Obsolete
Texas Instruments

IC D-TYPE TRANSP SGL 8:8 24DIP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
24-DIP
Integrated Circuits (ICs)

SN74ALS666NT

Obsolete
Texas Instruments

IC D-TYPE TRANSP SGL 8:8 24DIP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALS666NT
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]400 µA
Current - Output High, Low [custom]8 mA
Delay Time - Propagation6 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeThrough Hole
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output TypeTri-State
Package / Case0.3 in
Package / Case24-DIP
Package / Case7.62 mm
Supplier Device Package24-PDIP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74ALS666 Series

These 8-bit D-type transparent latches are designed specifically for storing the contents of the input data bus, plus reading back the stored data onto the input data bus. In addition, they provide a 3-state buffer-type output and are easily utilized in bus-structured applications.

While the latch enable (LE) is high, the Q outputs of the SN74ALS666 follow the data (D) inputs. The Q\ outputs of the SN74ALS667 provide the inverse of the data applied to its D inputs. The Q or Q\ output of both devices is in the high-impedance state if either output-enable (OE1\ or OE2\) input is at a high logic level.

Read back is provided through the read-back control (OERB\) input. When OERB\ is taken low, the data present at the output of the data latches passes back onto the input data bus. When OERB\ is taken high, the output of the data latches is isolated from the D inputs. OERB\ does not affect the internal operation of the latches; however, caution should be exercised to avoid a bus conflict.

Documents

Technical documentation and resources