Zenode.ai Logo
Beta
SOT163-1
Integrated Circuits (ICs)

74HC574D,653

Active
Nexperia USA Inc.

FLIP-FLOP, TRI STATE NON INVERTED, POSITIVE EDGE, 74HC574, D, 14 NS, 133 MHZ, 7.8 MA, SOIC

Deep-Dive with AI

Search across all available documentation for this part.

SOT163-1
Integrated Circuits (ICs)

74HC574D,653

Active
Nexperia USA Inc.

FLIP-FLOP, TRI STATE NON INVERTED, POSITIVE EDGE, 74HC574, D, 14 NS, 133 MHZ, 7.8 MA, SOIC

Technical Specifications

Parameters and characteristics for this part

Specification74HC574D,653
Clock Frequency133 MHz
Current - Output High, Low [custom]7.8 mA
Current - Output High, Low [custom]7.8 mA
Current - Quiescent (Iq)8 ÁA
FunctionStandard
Input Capacitance3.5 pF
Max Propagation Delay @ V, Max CL26 ns
Mounting TypeSurface Mount
Number of Bits per Element [custom]8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeNon-Inverted, Tri-State
Package / Case20-SOIC (0.295", 7.50mm Width)
Supplier Device Package20-SO
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

74HC574D Series

Octal D-type flip-flop; positive edge-trigger; 3-state

PartFunctionNumber of ElementsOperating Temperature [Max]Operating Temperature [Min]Clock FrequencyCurrent - Output High, Low [custom]Current - Output High, Low [custom]Input CapacitanceSupplier Device PackageOutput TypeCurrent - Quiescent (Iq)TypeVoltage - Supply [Max]Voltage - Supply [Min]Package / CaseTrigger TypeNumber of Bits per Element [custom]Mounting TypeMax Propagation Delay @ V, Max CL
SOT163-1
Nexperia USA Inc.
Standard
1
125 °C
-40 °C
133 MHz
7.8 mA
7.8 mA
3.5 pF
20-SO
Non-Inverted
Tri-State
8 ÁA
D-Type
6 V
2 V
20-SOIC (0.295"
7.50mm Width)
Positive Edge
8
Surface Mount
26 ns

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 0$ 0.49

Description

General part information

74HC574D Series

The 74HC574; 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH onOEcauses the outputs to assume a high-impedance OFF-state. Operation of theOEinput does not affect the state of the flip-flops. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.