Integrated Circuits (ICs)

SN74LVC86APWT

Unknown

Texas Instruments

IC GATE XOR 4CH 2-INP 14TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

Integrated Circuits (ICs)

SN74LVC86APWT

Unknown

Texas Instruments

IC GATE XOR 4CH 2-INP 14TSSOP

Deep-Dive with AI

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74LVC86APWT

Current - Output High, Low	24 mA
Current - Quiescent (Max) [Max]	1 çA
Input Logic Level - High [Max]	2 V
Input Logic Level - High [Min]	1.07 V
Input Logic Level - Low [Max]	0.8 V
Input Logic Level - Low [Min]	0.58 V
Logic Type	XOR (Exclusive OR)
Max Propagation Delay @ V, Max CL	4.4 ns
Mounting Type	Surface Mount
Number of Circuits	4
Number of Inputs	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 °C
Package / Case	14-TSSOP
Package / Case [custom]	0.173 "
Package / Case [custom]	4.4 mm
Supplier Device Package	14-TSSOP
Voltage - Supply [Max]	3.6 V
Voltage - Supply [Min]	1.65 V

SN74LVC86A-EP Series

Enhanced product 4-ch, 2-input, 2-V to 3.6-V XOR (exclusive OR) gates

Part	Input Logic Level - Low	Package / Case [custom]	Package / Case [custom]	Package / Case	Operating Temperature [Max]	Operating Temperature [Min]	Mounting Type	Qualification	Current - Quiescent (Max) [Max]	Max Propagation Delay @ V, Max CL	Grade	Logic Type	Voltage - Supply [Max]	Voltage - Supply [Min]	Number of Inputs	Supplier Device Package	Number of Circuits	Current - Output High, Low	Input Logic Level - Low [Min]	Input Logic Level - Low [Max]	Input Logic Level - High [Min]	Input Logic Level - High [Max]	Package / Case [x]	Package / Case [y]
Texas Instruments SN74LVC86AQPWRG4Q1	0.8 V	0.173 "	4.4 mm	14-TSSOP	125 °C	-40 °C	Surface Mount	AEC-Q100	10 µA	4.6 ns	Automotive	XOR (Exclusive OR)	3.6 V	2 V	2	14-TSSOP	4	24 mA
Texas Instruments SN74LVC86APWT		0.173 "	4.4 mm	14-TSSOP	125 °C	-40 °C	Surface Mount		1 çA	4.4 ns		XOR (Exclusive OR)	3.6 V	1.65 V	2	14-TSSOP	4	24 mA	0.58 V	0.8 V	1.07 V	2 V
Texas Instruments SN74LVC86AQDRQ1	0.8 V			14-SOIC	125 °C	-40 °C	Surface Mount	AEC-Q100	10 µA	4.6 ns	Automotive	XOR (Exclusive OR)	3.6 V	2 V	2		4	24 mA					0.154 in	3.9 mm
Texas Instruments SN74LVC86APWR		0.173 "	4.4 mm	14-TSSOP	125 °C	-40 °C	Surface Mount		1 çA	4.4 ns		XOR (Exclusive OR)	3.6 V	1.65 V	2	14-TSSOP	4	24 mA	0.58 V	0.8 V	1.07 V	2 V
Texas Instruments SN74LVC86AMDREP	0.8 V			14-SOIC	125 °C	-55 °C	Surface Mount		10 µA	4.6 ns		XOR (Exclusive OR)	3.6 V	2 V	2		4	24 mA					0.154 in	3.9 mm
Texas Instruments SN74LVC86AQDRG4Q1	0.8 V			14-SOIC	125 °C	-40 °C	Surface Mount	AEC-Q100	10 µA	4.6 ns	Automotive	XOR (Exclusive OR)	3.6 V	2 V	2		4	24 mA					0.154 in	3.9 mm
Texas Instruments SN74LVC86APWG4		0.173 "	4.4 mm	14-TSSOP	125 °C	-40 °C	Surface Mount		1 çA	4.4 ns		XOR (Exclusive OR)	3.6 V	1.65 V	2	14-TSSOP	4	24 mA	0.58 V	0.8 V	1.07 V	2 V
Texas Instruments SN74LVC86ADT				14-SOIC	125 °C	-40 °C	Surface Mount		1 çA	4.4 ns		XOR (Exclusive OR)	3.6 V	1.65 V	2		4	24 mA	0.58 V	0.8 V	1.07 V	2 V	0.154 in	3.9 mm
Texas Instruments SN74LVC86APWE4		0.173 "	4.4 mm	14-TSSOP	125 °C	-40 °C	Surface Mount		1 çA	4.4 ns		XOR (Exclusive OR)	3.6 V	1.65 V	2	14-TSSOP	4	24 mA	0.58 V	0.8 V	1.07 V	2 V
Texas Instruments SN74LVC86ANS				14-SOIC	125 °C	-40 °C	Surface Mount		1 çA	4.4 ns		XOR (Exclusive OR)	3.6 V	1.65 V	2	14-SO	4	24 mA	0.58 V	0.8 V	1.07 V	2 V	0.209 "	5.3 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tape & Reel (TR)	1250	$ 0.36
		2500	$ 0.32
		6250	$ 0.30
		12500	$ 0.29
		25000	$ 0.28

Description

General part information

SN74LVC86A-EP Series

The SN74LVC86A quadruple 2-input exclusive-OR gate is designed for 2.7-V to 3.6-V VCCoperation.

The device performs the Boolean function Y = AB or Y =AB + ABin positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

Documents

Technical documentation and resources

No documents available