Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD4072BNSR |
|---|---|
| Current - Output High, Low [custom] | 3.4 mA |
| Current - Output High, Low [custom] | 3.4 mA |
| Current - Quiescent (Max) [Max] | 1 çA |
| Input Logic Level - High [Max] | 11 V |
| Input Logic Level - High [Min] | 3.5 V |
| Input Logic Level - Low [Max] | 4 V |
| Input Logic Level - Low [Min] | 1.5 V |
| Logic Type | OR Gate |
| Max Propagation Delay @ V, Max CL | 90 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 2 |
| Number of Inputs | 4 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Package / Case | 14-SOIC |
| Package / Case [x] | 0.209 " |
| Package / Case [y] | 5.3 mm |
| Supplier Device Package | 14-SO |
| Voltage - Supply [Max] | 18 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.64 | |
| 10 | $ 0.56 | |||
| 25 | $ 0.53 | |||
| 100 | $ 0.43 | |||
| 250 | $ 0.40 | |||
| 500 | $ 0.34 | |||
| 1000 | $ 0.30 | |||
| Digi-Reel® | 1 | $ 0.64 | ||
| 10 | $ 0.56 | |||
| 25 | $ 0.53 | |||
| 100 | $ 0.43 | |||
| 250 | $ 0.40 | |||
| 500 | $ 0.34 | |||
| 1000 | $ 0.30 | |||
| Tape & Reel (TR) | 2000 | $ 0.30 | ||
| Texas Instruments | LARGE T&R | 1 | $ 0.69 | |
| 100 | $ 0.47 | |||
| 250 | $ 0.36 | |||
| 1000 | $ 0.24 | |||
Description
General part information
CD4072B Series
CD4071B, CD4072B and CD4075B OR gates provide the system designer with direct implementation of the positive-logic OR function and supplement the existing family of CMOS gates.
The CD4071B, CD4072B, and CD4075B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes) and 14-lead thin shrink small-outline packages (PW and PWR suffixes).
CD4071B, CD4072B and CD4075B OR gates provide the system designer with direct implementation of the positive-logic OR function and supplement the existing family of CMOS gates.
Documents
Technical documentation and resources
