SN74AUC74RGYR
ActiveDUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Deep-Dive with AI
Search across all available documentation for this part.
SN74AUC74RGYR
ActiveDUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AUC74RGYR |
|---|---|
| Clock Frequency | 350 MHz |
| Current - Output High, Low | 9 mA |
| Current - Quiescent (Iq) | 10 µA |
| Function | Set(Preset) and Reset |
| Input Capacitance | 2.5 pF |
| Max Propagation Delay @ V, Max CL | 2.2 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 C |
| Operating Temperature [Min] | -40 ¯C |
| Output Type | Complementary |
| Package / Case | 14-VFQFN Exposed Pad |
| Supplier Device Package | 3.5x3.5, 14-VQFN |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 2.7 V |
| Voltage - Supply [Min] | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.33 | |
| 10 | $ 0.84 | |||
| 25 | $ 0.71 | |||
| 100 | $ 0.56 | |||
| 250 | $ 0.48 | |||
| 500 | $ 0.44 | |||
| 1000 | $ 0.40 | |||
| Digi-Reel® | 1 | $ 1.33 | ||
| 10 | $ 0.84 | |||
| 25 | $ 0.71 | |||
| 100 | $ 0.56 | |||
| 250 | $ 0.48 | |||
| 500 | $ 0.44 | |||
| 1000 | $ 0.40 | |||
| N/A | 4392 | $ 0.71 | ||
| 446189 | $ 0.71 | |||
| Tape & Reel (TR) | 3000 | $ 0.36 | ||
| 6000 | $ 0.33 | |||
| 9000 | $ 0.32 | |||
| 15000 | $ 0.31 | |||
| 21000 | $ 0.30 | |||
| 30000 | $ 0.29 | |||
| Mouser | N/A | 1 | $ 0.71 | |
| 10 | $ 0.51 | |||
| 25 | $ 0.45 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.35 | |||
| 1000 | $ 0.34 | |||
| 3000 | $ 0.31 | |||
| 9000 | $ 0.30 | |||
| 18000 | $ 0.30 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.56 | |
| 100 | $ 0.43 | |||
| 250 | $ 0.32 | |||
| 1000 | $ 0.23 | |||
Description
General part information
74AUC74 Series
This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCCoperation.
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. WhenPREandCLRare inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, theCLRinput overrides thePREinput when they are both low.
This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Documents
Technical documentation and resources