
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | PCI1510PGE |
|---|---|
| Function | Controller |
| Interface | PCI |
| Package / Case | 144-LQFP |
| Protocol | PCI CardBus |
| Standards | PC Card 7.2 |
| Supplier Device Package | 144-LQFP (20x20) |
| Voltage - Supply | 5 V, 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 10.85 | |
| 10 | $ 7.58 | |||
| 25 | $ 6.74 | |||
| Texas Instruments | JEDEC TRAY (10+1) | 1 | $ 7.04 | |
| 100 | $ 5.74 | |||
| 250 | $ 4.51 | |||
| 1000 | $ 3.83 | |||
Description
General part information
PCI1510 Series
The Texas Instruments PCI1510 device, a 144-terminal or a 209-terminal single-slot CardBus controller designed to meet thePCI Bus Power Management Interface Specification for PCI to CardBus Bridges, is an ultralow-power high-performance PCI-to-CardBus controller that supports a single PC card socket compliant with thePC Card Standard(rev. 7.2). The controller provides features that make it the best choice for bridging between PCI and PC Cards in both notebook and desktop computers. ThePC Card Standardretains the 16-bit PC Card specification defined in thePCI Local Bus Specificationand defines the 32-bit PC Card, CardBus, capable of full 32-bit data transfers at 33 MHz. The controller supports both 16-bit and CardBus PC Cards, powered at 5 V or 3.3 V, as required.
The controller is compliant with thePCI Local Bus Specification, and its PCI interface can act as either a PCI master device or a PCI slave device. The PCI bus mastering is initiated during CardBus PC Card bridging transactions. The controller is also compliant withPCI Bus Power Management Interface Specification(rev. 1.1).
All card signals are internally buffered to allow hot insertion and removal without external buffering. The controller is register-compatible with the Intel 82365SL-DF and 82365SL ExCA controllers. The controller internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and a pipeline architecture provide an unsurpassed performance level with sustained bursting. The controller can also be programmed to accept fast posted writes to improve system-bus utilization.
Documents
Technical documentation and resources