Zenode.ai Logo
Beta
MAX5869EXE+
RF and Wireless

MAX5869EXE+

Unknown
Analog Devices Inc./Maxim Integrated

16-BIT, 5.9GSPS INTERPOLATING AND MODULATING RF DAC WITH JESD204B INTERFACE

Deep-Dive with AI

Search across all available documentation for this part.

MAX5869EXE+
RF and Wireless

MAX5869EXE+

Unknown
Analog Devices Inc./Maxim Integrated

16-BIT, 5.9GSPS INTERPOLATING AND MODULATING RF DAC WITH JESD204B INTERFACE

Technical Specifications

Parameters and characteristics for this part

SpecificationMAX5869EXE+
Frequency [Max]2.8 GHz
Frequency [Min]600 MHz
FunctionVCO/PLL Synthesizer
Mounting TypeSurface Mount
Package / CaseFCCSPBGA, 144-LFBGA
RF TypeGeneral Purpose
Secondary Attributes [Max]5.9 GSPS
Supplier Device Package144-FCCSP (10x10)

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 0$ 0.00
1200$ 0.00

Description

General part information

MAX5869 Series

The MAX5869 high-performance interpolating and modulating 16-bit 5.9Gsps RF DAC can directly synthesize up to 600MHz of instantaneous bandwidth from DC to frequencies greater than 2.8GHz. The device is optimized for digital video broadcast and cable applications and meets spectral mask requirements for a broad set of communication standards including DVB-T, DVB-T2, DVB-C2, DVB-S2, DVB-S2X, ISDB-T, EPoC, and DOCSIS 3.0/3.1.The device integrates interpolation filters, a digital quadrature modulator, a numerically controlled oscillator (NCO), clock multiplying PLL+VCO and a 14-bit RF DAC core. The user-configurable 5x, 6x, 6.67x, 8x, 10x, 12x, 13.33x, 16x, 20x or 24x, linear phase interpolation filters simplify reconstruction filtering, while enhancing passband dynamic performance, and reduce the input data bandwidth required from an FPGA/ASIC. The NCO allows for fully agile modulation of the input baseband signal for direct RF synthesis.The MAX5869 accepts 16-bit input data via a four-lane JESD204B SerDes data input interface that is Subclass-0 and Subclass-1 compliant. The interface can be configured for 1, 2, or 4 lanes and supports data rates up to 10Gbps per lane allowing flexibility to optimize the I/O count and speed.The MAX5869 clock input has a flexible clock interface and accepts a differential sine-wave, or square-wave input clock signal. A bypassable clock multiplying PLL and VCO can be used to generate a high-frequency sampling clock. The device outputs a divided reference clock to ensure synchronization of the system clock and DAC clock. In addition, multiple devices can be synchronized using JESD204B Subclass-1.The MAX5869 uses a differential current-steering architecture and can produce a 0dBm full-scale output signal level with a 50Ω load. Operating from 1.8V and 1.0V power supplies, the device consumes 2.5W at 4.9Gsps. The device is offered in a compact 144-pin, 10mm x 10mm, FCCSP package and is specified for the extended industrial temperature range (-40°C to +85°C).ApplicationsDigital Video Broadcast:DVB-T/DVB-T2/ISDB-T Modulators,DVB-C2/DVB-S2/DVB-S2X ModulatorsDownstream DOCSIS CMTS ModulatorsEthernet PON over Coax (EPoC)