Zenode.ai Logo
Beta
SOIC (DW)
Integrated Circuits (ICs)

SN74ACT563DWR

Active
Texas Instruments

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (DW)
Integrated Circuits (ICs)

SN74ACT563DWR

Active
Texas Instruments

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ACT563DWR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low24 mA
Delay Time - Propagation6.5 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.10
10$ 0.99
25$ 0.94
100$ 0.77
250$ 0.72
500$ 0.64
1000$ 0.50
Digi-Reel® 1$ 1.10
10$ 0.99
25$ 0.94
100$ 0.77
250$ 0.72
500$ 0.64
1000$ 0.50
Tape & Reel (TR) 2000$ 0.47
6000$ 0.44
10000$ 0.43
Texas InstrumentsLARGE T&R 1$ 0.94
100$ 0.72
250$ 0.53
1000$ 0.38

Description

General part information

SN74ACT563 Series

The ’ACT563 devices are octal D-type transparent latches with 3-state outputs. When the latch-enable (LE) input is high, the Q\ outputsare set to the complements of the data (D) inputs. When LE is taken low, the Q\ outputs are latched at the inverse logic levels set up at the D inputs.

A buffered output-enable (OE)\ input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high logic level provide the capability to drive bus lines without interface or pullup components.

OE\ does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Documents

Technical documentation and resources