Zenode.ai Logo
Beta
PDIP (N)
Integrated Circuits (ICs)

SN74S85N

Active
Texas Instruments

IC COMPARATOR MAG 4BIT 16DIP

Deep-Dive with AI

Search across all available documentation for this part.

PDIP (N)
Integrated Circuits (ICs)

SN74S85N

Active
Texas Instruments

IC COMPARATOR MAG 4BIT 16DIP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74S85N
Current - Output High, Low [custom]1 mA
Current - Output High, Low [custom]20 mA
Max Propagation Delay @ V, Max CL18 ns
Mounting TypeThrough Hole
Number of Bits4
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
OutputActive High
Output FunctionA<B, A>B, A=B
Package / Case0.3 in
Package / Case16-DIP
Package / Case7.62 mm
Supplier Device Package16-PDIP
TypeMagnitude Comparator
Voltage - Supply [Max]5.25 V
Voltage - Supply [Min]4.75 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 5.10
10$ 4.58
25$ 4.33
100$ 3.76
250$ 3.56
500$ 3.20
1000$ 2.70
2500$ 2.56
Texas InstrumentsTUBE 1$ 4.43
100$ 3.88
250$ 2.72
1000$ 2.19

Description

General part information

SN74S85 Series

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

Documents

Technical documentation and resources