Integrated Circuits (ICs)
74AHC74BQ,115
ActiveNexperia USA Inc.
FLIP FLOPS DUAL D-TYPE FLIP-FLOP WITH SET AND RESET; POSITIVE-EDGE TRIGGER
Deep-Dive with AI
Search across all available documentation for this part.
Integrated Circuits (ICs)
74AHC74BQ,115
ActiveNexperia USA Inc.
FLIP FLOPS DUAL D-TYPE FLIP-FLOP WITH SET AND RESET; POSITIVE-EDGE TRIGGER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74AHC74BQ,115 |
|---|---|
| Clock Frequency | 115 MHz |
| Current - Output High, Low [custom] | 8 mA |
| Current - Output High, Low [custom] | 8 mA |
| Current - Quiescent (Iq) | 2 µA |
| Function | Set(Preset) and Reset |
| Input Capacitance | 3 pF |
| Max Propagation Delay @ V, Max CL | 9.3 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Complementary |
| Package / Case | 14-VFQFN Exposed Pad |
| Supplier Device Package | 14-DHVQFN (2.5x3) |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
74AHC74BQ Series
The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.
Documents
Technical documentation and resources