
ADSP-21060CZZ-133
ObsoleteIC DSP CONTROLLER 32BIT 240CQFP
Deep-Dive with AI
Search across all available documentation for this part.

ADSP-21060CZZ-133
ObsoleteIC DSP CONTROLLER 32BIT 240CQFP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ADSP-21060CZZ-133 |
|---|---|
| Clock Rate (Frequency) | 33 MHz |
| Interface | Host Interface, Serial Port, Link Port |
| Mounting Type | Surface Mount |
| Non-Volatile Memory Type | External |
| On-Chip RAM | 512 kB |
| Operating Temperature (Max) | 100 °C |
| Operating Temperature (Min) | -40 °C |
| Package / Case | 240-BFCQFP Exposed Pad |
| Package Length | 32 mm |
| Package Name | 240-CQFP |
| Package Width | 32 mm |
| Type | Floating Point |
| Voltage - Core | 5 V |
| Voltage - I/O | 5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | Updated |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 910.82 | 1m+ |
CAD
3D models and CAD resources for this part
Description
General part information
ADSP-21060 Series
TheADSP-21062and ADSP-21060 SHARC DSPs are signal processing microcomputers that offer new capabilities and levels of performance. The ADSP-2106x SHARCs are 32-bit processors optimized for high performance DSP applications. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle.The ADSP-2106x SHARC DSP represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including a 4 Mbit SRAM memory (2 Mbit on the ADSP-21062, 1 Mbit on the ADSP-21061), host processor interface, DMA controller, serial ports, and link port and parallel bus connectivity for glueless DSP multiprocessing.
Documents
Technical documentation and resources