Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74LVC1G00GZ-Q100YL |
|---|---|
| Current - Output High, Low | 32 mA, 32 mA |
| Current - Quiescent (Max) [Max] | 4 µA |
| Grade | Automotive |
| Input Logic Level - High [Max] | 2 V |
| Input Logic Level - High [Min] | 1.7 V |
| Input Logic Level - Low [Max] | 0.8 V |
| Input Logic Level - Low [Min] | 0.7 V |
| Logic Type | NAND Gate |
| Max Propagation Delay @ V, Max CL | 5.5 ns |
| Mounting Type | Wettable Flank, Surface Mount |
| Number of Circuits | 1 |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 C |
| Package / Case | 4-XDFN Exposed Pad |
| Qualification | AEC-Q100 |
| Supplier Device Package | 5-XSON |
| Supplier Device Package [x] | 1.1 |
| Supplier Device Package [y] | 0.85 |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 1.65 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 0 | $ 0.09 | |
Description
General part information
74LVC1G00GZ-Q100 Series
The 74LVC1G00-Q100 is a single 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFFcircuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Documents
Technical documentation and resources