Zenode.ai Logo
80-CSPBGA
Integrated Circuits (ICs)

AD5590BBC

Obsolete

Deep-Dive with AI

Search across all available documentation for this part.

80-CSPBGA
Integrated Circuits (ICs)

AD5590BBC

Obsolete

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationAD5590BBC
ArchitectureSAR
ConfigurationMUX-S/H-ADC
Data InterfaceParallel
Input TypeSingle Ended
Mounting TypeSurface Mount
Number of A/D Converters1 count
Number of Bits12 bits
Number of Inputs16
Operating Temperature (Max)85 °C
Operating Temperature (Min)-40 °C
Package / CaseCSPBGA, 80-LFBGA
Package Length10 mm
Package Name80-CSPBGA
Package Width10 mm
Ratio - ADC1
Ratio - S/H1
Reference TypeExternal, Internal
Sampling Rate (Per Second)1 MHz
Voltage - Supply, Analog (Max)5.25 V
Voltage - Supply, Analog (Min)2.7 V
Voltage - Supply, Digital (Max)5.25 V
Voltage - Supply, Digital (Min)2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated

CAD

3D models and CAD resources for this part

Description

General part information

AD5590 Series

The AD5590 is a 16-channel input and 16-channel output analog I/O port with eight uncommitted amplifiers, operating from a single 4.5 V to 5.25 V supply. The AD5590 comprises 16 input channels multiplexed into a 1 MSPS, 12-bit successive approximation ADC with a sequencer to allow a preprogrammed selection of channels to be converted sequentially. The ADC contains a low noise, wide bandwidth track-and-hold amplifier that can handle input frequencies in excess of 1 MHz.The conversion process and data acquisition are controlled usingASYNCand the serial clock signal, allowing the device to easily interface with microprocessors or DSPs. The input signal is sampled on the falling edge ofASYNCand conversion is also initiated at this point. There are no pipeline delays associated with the ADC. By setting the relevant bits in the control register, the analog input range for the ADC can be selected to be a 0 V to VREFAinput or a 0 V to 2 × VREFAwith either straight binary or twos complement output coding. The conversion time is determined by the ASCLK frequency because it is also used as the master clock to control the conversion.The DAC section of the AD5590 comprises sixteen 12-bit DACs divided into two groups of eight. Each group has an on-chip reference. The on-board references are off at power-up, allowing the use of external references. The internal references are enabled via a software write.The AD5590 incorporates a power-on reset circuit that ensures that the DAC outputs power up to 0 V and remain powered up at this level until a valid write takes place. The DAC contains a power-down feature that reduces the current consumption of the device and provides software-selectable output loads while in power-down mode for any or all DAC channels. The outputs of all DACs can be updated simultaneously using theLDACfunction, with the added functionality of user-selectable DAC channels to simultaneously update. There is also an asynchronousCLRthat updates all DACs to a user-programmable code: zero scale, midscale, or full scale.The AD5590 contains eight low noise, single-supply amplifiers. These amplifiers can be used for signal conditioning for the ADCs, DACs, or other independent circuitry, if required.APPLICATIONSOptical Line Cards (Monitoring and Control)Base StationsGeneral Purpose Analog I/OMonitoring and control

Documents

Technical documentation and resources