Zenode.ai Logo
Beta
Log InSign Up
SOT403-1
Integrated Circuits (ICs)

74HC259PW-Q100,118

Active
Nexperia USA Inc.

LATCH, 74HC259, ADDRESSABLE, STANDARD, 31 NS, 5.2 MA, 16 PINS, TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsNexperia package posterplastic, thin shrink small outline package; 16 leads; 0.65 mm pitch; 5 mm x 4.4 mm x 1.1 mm body+7
SOT403-1
Integrated Circuits (ICs)

74HC259PW-Q100,118

Active
Nexperia USA Inc.

LATCH, 74HC259, ADDRESSABLE, STANDARD, 31 NS, 5.2 MA, 16 PINS, TSSOP

Deep-Dive with AI

DocumentsNexperia package posterplastic, thin shrink small outline package; 16 leads; 0.65 mm pitch; 5 mm x 4.4 mm x 1.1 mm body+7

Technical Specifications

Parameters and characteristics for this part

Specification74HC259PW-Q100,118
Circuit1:8
Current - Output High, Low [custom]5.2 mA
Current - Output High, Low [custom]5.2 mA
Delay Time - Propagation17 ns
GradeAutomotive
Independent Circuits1
Logic TypeD-Type, Addressable
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 C
Output TypeStandard
Package / Case16-TSSOP
Package / Case [y]4.4 mm
Package / Case [y]0.173 in
QualificationAEC-Q100
Supplier Device Package16-TSSOP
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 955$ 0.68

Description

General part information

74HC259PW-Q100 Series

The 74HC259-Q100; 74HCT259-Q100 is an 8-bit addressable latch. The device features four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed latch will follow the data input, non-addressed latches will retain their previous states. In memory mode, all latches retain their previous states and are unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the D input and all other outputs are LOW. In the reset mode, all outputs are forced LOW and unaffected by the data or address inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.