Zenode.ai Logo
Beta
5V49EE903 - Block Diagram
Integrated Circuits (ICs)

5V49EE903NLGI8

Active
Renesas Electronics Corporation

EEPROM PROGRAMMABLE CLOCK GENERATOR

Deep-Dive with AI

Search across all available documentation for this part.

5V49EE903 - Block Diagram
Integrated Circuits (ICs)

5V49EE903NLGI8

Active
Renesas Electronics Corporation

EEPROM PROGRAMMABLE CLOCK GENERATOR

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification5V49EE903NLGI8
Differential - Input:Output [x]False
Differential - Input:Output [y]True
Frequency - Max [Max]200 MHz
InputLVTTL, LVCMOS, Crystal
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 C
OutputLVTTL, LVCMOS
Package / Case32-VFQFN Exposed Pad
PLLTrue
Ratio - Input:Output [custom]7
Ratio - Input:Output [custom]2
Supplier Device Package32-VFQFPN
Supplier Device Package [x]5
Supplier Device Package [y]5
TypeClock Generator, Multiplexer
Voltage - Supply [Max]3.465 V
Voltage - Supply [Min]3.135 V
PartRatio - Input:Output [custom]Ratio - Input:Output [custom]Frequency - Max [Max]Mounting TypeTypeOutputSupplier Device PackageSupplier Device Package [x]Supplier Device Package [y]Package / CaseOperating Temperature [Max]Operating Temperature [Min]Voltage - Supply [Min]Voltage - Supply [Max]PLLDifferential - Input:Output [y]Differential - Input:Output [x]Number of CircuitsInputPackage / CaseContentsFunctionUtilized IC / Part
5V49EE903 - Block Diagram
Renesas Electronics Corporation
7
2
200 MHz
Surface Mount
Clock Generator
Multiplexer
LVCMOS
LVTTL
32-VFQFPN
5
5
32-VFQFN Exposed Pad
85 °C
-40 C
3.135 V
3.465 V
1
Crystal
LVCMOS
LVTTL
5V49EE903 - Block Diagram
Renesas Electronics Corporation
7
2
200 MHz
Surface Mount
Clock Generator
Multiplexer
LVCMOS
LVTTL
28-TSSOP
28-TSSOP
85 °C
-40 C
3.135 V
3.465 V
1
Crystal
LVCMOS
LVTTL
0.173 "
4.4 mm
32-VFQFPN
Renesas Electronics Corporation
7
2
200 MHz
Surface Mount
Clock Generator
Multiplexer
LVCMOS
LVTTL
32-VFQFPN
5
5
32-VFQFN Exposed Pad
85 C
-40 ¯C
3.135 V
3.465 V
1
Crystal
LVCMOS
LVTTL
5V49EE903 - Block Diagram
Renesas Electronics Corporation
7
2
200 MHz
Surface Mount
Clock Generator
Multiplexer
LVCMOS
LVTTL
32-VFQFPN
5
5
32-VFQFN Exposed Pad
85 °C
-40 C
3.135 V
3.465 V
1
Crystal
LVCMOS
LVTTL
5V49EE903-EVB
Renesas Electronics Corporation
Timing
Board(s)
Clock Generator
5V49EE903

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 0$ 3.77

Description

General part information

5V49EE903 Series

The 5V49EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually programmable, allowing for four unique non-integer-related frequencies. The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. Automatic or manual switchover function allows any one of the redundant clocks to be selected during normal operation. The 5V49EE903 is in-system, programmable and can be programmed through the use of I2C interface. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up. Each of the four PLLs has an 7-bit reference divider and a 12-bit feedback divider. This allows the user to generate four unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation and/or fractional divides are allowed on two of the PLLs. There are a total of six 8-bit output dividers. The outputs are connected to the PLLs via a switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function is programmable.

Documents

Technical documentation and resources