Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | DP83816AVNG |
|---|---|
| Current - Supply | 116 mA |
| Function | Controller |
| Interface | PCI |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 144-LQFP |
| Protocol | Ethernet |
| Standards | IEEE 802.3, 10/100 Base-T/TX PHY |
| Supplier Device Package | 144-LQFP (20x20) |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 31 | $ 9.78 | |
| Tray | 120 | $ 11.14 | ||
Description
General part information
DP83816EX Series
DP83816-EX is a single-chip 10/100 Mb/s Ethernet Controller for the PCI bus. It is targeted at single board computers for embedded applications requiring a high speed PCI bus.. The DP83816-EX fully implements the V2.2 33 MHz PCI bus interface for host communications with power management support. Packet descriptors and data are transferred via bus-mastering, reducing the burden on the host CPU. The DP83816-EX can support full duplex 10/100 Mb/s transmission and reception, with minimum interframe gap.
The DP83816-EX device is an integration of an enhanced version of the National Semiconductor PCI MAC/BIU (Media Access Controller/Bus Interface Unit) and a 3.3V CMOS physical layer interface.
DP83816-EX is a single-chip 10/100 Mb/s Ethernet Controller for the PCI bus. It is targeted at single board computers for embedded applications requiring a high speed PCI bus.. The DP83816-EX fully implements the V2.2 33 MHz PCI bus interface for host communications with power management support. Packet descriptors and data are transferred via bus-mastering, reducing the burden on the host CPU. The DP83816-EX can support full duplex 10/100 Mb/s transmission and reception, with minimum interframe gap.
Documents
Technical documentation and resources
No documents available
