Zenode.ai Logo
Beta
Product schematic image
Discrete Semiconductor Products

UMT1NFHATN

Active
Rohm Semiconductor

PNP+PNP, SOT-363, -50V -0.15A, GENERAL PURPOSE AMPLIFICATION TRANSISTOR FOR AUTOMOTIVE

Deep-Dive with AI

Search across all available documentation for this part.

Product schematic image
Discrete Semiconductor Products

UMT1NFHATN

Active
Rohm Semiconductor

PNP+PNP, SOT-363, -50V -0.15A, GENERAL PURPOSE AMPLIFICATION TRANSISTOR FOR AUTOMOTIVE

Technical Specifications

Parameters and characteristics for this part

SpecificationUMT1NFHATN
Current - Collector (Ic) (Max) [Max]150 mA
Current - Collector Cutoff (Max) [Max]100 nA
DC Current Gain (hFE) (Min) @ Ic, Vce [Min]120
Frequency - Transition140 MHz
GradeAutomotive
Mounting TypeSurface Mount
Operating Temperature150 °C
Package / CaseSOT-363, SC-88, 6-TSSOP
QualificationAEC-Q101
Supplier Device PackageUMT6
Transistor Type2 PNP (Dual)
Vce Saturation (Max) @ Ib, Ic500 mV
Voltage - Collector Emitter Breakdown (Max) [Max]50 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.48
10$ 0.30
100$ 0.19
500$ 0.14
1000$ 0.13
Digi-Reel® 1$ 0.48
10$ 0.30
100$ 0.19
500$ 0.14
1000$ 0.13
N/A 3259$ 0.46
Tape & Reel (TR) 3000$ 0.11
6000$ 0.10
9000$ 0.09
15000$ 0.09
21000$ 0.08
30000$ 0.08
75000$ 0.07
NewarkEach (Supplied on Cut Tape) 1$ 0.41
10$ 0.22
25$ 0.20
50$ 0.18
100$ 0.15
250$ 0.15
500$ 0.14
1000$ 0.13

Description

General part information

UMT1NFHA Series

Devices integrating two transistors are available in ultra-compact packages, suitable for various applications such as pre-amplifier differential amplification circuits, high-frequency oscillators, driver ICs and so forth.

Documents

Technical documentation and resources

Taping Information

Package Information

Notes for Calculating Power Consumption:Static Operation

Thermal Design

Anti-Whisker formation - Transistors

Package Information

Reliability Test Result

Manufacturing Data

How to Create Symbols for PSpice Models

Models

Calculation of Power Dissipation in Switching Circuit

Schematic Design & Verification

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

About Export Regulations

Export Information

ESD Data

Characteristics Data

UMT1NFHA Data Sheet

Data Sheet

PCB Layout Thermal Design Guide

Thermal Design

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Notes for Temperature Measurement Using Forward Voltage of PN Junction

Thermal Design

What Is Thermal Design

Thermal Design

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Package Dimensions

Package Information

About Flammability of Materials

Environmental Data

Moisture Sensitivity Level - Transistors

Package Information

How to Use LTspice® Models

Schematic Design & Verification

Explanation for Marking

Package Information

Two-Resistor Model for Thermal Simulation

Thermal Design

Certificate of not containing SVHC under REACH Regulation

Environmental Data

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

List of Transistor Package Thermal Resistance

Thermal Design

What is a Thermal Model? (Transistor)

Thermal Design

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

Notes for Temperature Measurement Using Thermocouples

Thermal Design

Compliance of the RoHS directive

Environmental Data

Method for Monitoring Switching Waveform

Schematic Design & Verification

Part Explanation

Application Note

Condition of Soldering / Land Pattern Reference

Package Information

Types and Features of Transistors

Application Note

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification