
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74HC374DB,118 |
|---|---|
| Clock Frequency | 83 MHz |
| Current - Output High | 7.8 mA |
| Current - Output Low | 7.8 mA |
| Current - Quiescent (Iq) | 4 µA |
| Function | Standard |
| Input Capacitance | 3.5 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 28 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Tri-State, Non-Inverted |
| Package Length | 0.209 in |
| Package Name | 20-SSOP |
| Package Width | 5.3 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Maximum) | 6 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | Updated |
|---|---|---|---|---|
CAD
3D models and CAD resources for this part
Description
General part information
74HC374 Series
The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCCand ground.
Documents
Technical documentation and resources
No documents available