Zenode.ai Logo
Beta
20-TSSOP
Integrated Circuits (ICs)

TPS7325QPW

Obsolete
Texas Instruments

IC REG LINEAR 2.5V 500MA 20TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
20-TSSOP
Integrated Circuits (ICs)

TPS7325QPW

Obsolete
Texas Instruments

IC REG LINEAR 2.5V 500MA 20TSSOP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationTPS7325QPW
Control FeaturesReset, Enable
Current - Output500 mA
Current - Supply (Max) [Max]550 µA
Mounting TypeSurface Mount
Number of Regulators1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output ConfigurationPositive
Output Type1.81 mOhm
Package / Case20-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Protection FeaturesReverse Polarity, Short Circuit, Over Temperature, Over Current
PSRR53 dB
Supplier Device Package20-TSSOP
Voltage - Input (Max) [Max]10 V
Voltage - Output (Min/Fixed)2.5 V
Voltage Dropout (Max) [Max]0.6 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

TPS7301 Series

The TPS73xx devices are members of a family of micropower low-dropout (LDO) voltage regulators. They are differentiated from the TPS71xx and TPS72xx LDOs by their integrated delayed microprocessor-reset function. If the precision delayed reset is not required, the TPS71xx and TPS72xx should be considered.

The RESET\ output of the TPS73xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS73xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

If that occurs, the RESET\ output (open-drain NMOS) turns on, taking the RESET\ signal low. RESET\ stays low for the duration of the undervoltage condition. Once the undervoltage condition ceases, a 200-ms (typ) time-out begins. At the completion of the 200-ms delay, RESET\ goes high.

Documents

Technical documentation and resources