Zenode.ai Logo
Beta
SOT362-1
Integrated Circuits (ICs)

74LVC162373ADGG,11

Active
Nexperia USA Inc.

16-BIT D-TYPE TRANSPARENT LATCH; 30 OHM SERIES TERMINATION RESISTORS; 5 V TOLERANT INPUTS/OUTPUTS; 3-STATE

Deep-Dive with AI

Search across all available documentation for this part.

SOT362-1
Integrated Circuits (ICs)

74LVC162373ADGG,11

Active
Nexperia USA Inc.

16-BIT D-TYPE TRANSPARENT LATCH; 30 OHM SERIES TERMINATION RESISTORS; 5 V TOLERANT INPUTS/OUTPUTS; 3-STATE

Technical Specifications

Parameters and characteristics for this part

Specification74LVC162373ADGG,11
Circuit8:8
Current - Output High, Low [custom]12 mA
Current - Output High, Low [custom]12 mA
Delay Time - Propagation3.3 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 C
Output TypeTri-State
Package / Case48-TFSOP
Package / Case [x]0.24 in
Package / Case [y]6.1 mm
Supplier Device Package48-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 0$ 1.26
7775$ 1.26

Description

General part information

74LVC162373ADGG Series

The 74LVC162373A and 74LVCH162373A are 16-bit D-type transparent latches with 30 Ω termination resistors and 3-state outputs. The 74LVCH162373A has separate D-type inputs with bus hold for each latch. Both devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. Both devices feature two latch enables (1LE and 2LE) and two output enables (1OEand 2OE), each controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on nOEcauses the outputs to assume a high-impedance OFF-state. Operation of the nOEinput does not affect the state of the latches. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.