/ 0
100%
CD74HC112NSRActive
Texas Instruments
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger datasheet (Rev. J)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection