/ 0
100%
SN74F112NActive
Texas Instruments
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
Power-Up Behavior of Clocked Devices (Rev. B)
Logic Guide (Rev. AB)