Catalog
Panelbus DVI receiver 86 MHz, HSYNC fix
Key Features
• Supports XGA Resolution (Output Pixel Rates Up to 86 MHz)Digital Visual Interface (DVI) Specification Compliant1True-Color, 24 Bit/Pixel, 16.7M Colors at 1 or 2-Pixels Per ClockLaser Trimmed Internal Termination Resistors for Optimum Fixed Impedance MatchingSkew Tolerant Up to One Pixel Clock Cycle4x Over-SamplingReduced Power Consumption – 1.8 V Core Operation With 3.3 V I/Os and Supplies2Reduced Ground Bounce Using Time Staggered Pixel OutputsLowest Noise and Best Power Dissipation Using TI PowerPAD™ PackagingAdvanced Technology Using TI 0.18-µm EPIC-5™ CMOS ProcessTFP101A Incorporates HSYNC Jitter Immunity3PanelBus, PowerPAD and EPIC-5 are trademarks of Texas Instruments.I2C is a licensed bus protocol from Phillips Semiconductor, Inc.The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays The TFP101 and TFP101A are compliant to the DVI Specification Rev. 1.0.The TFP101/101A has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.The TFP101A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.Supports XGA Resolution (Output Pixel Rates Up to 86 MHz)Digital Visual Interface (DVI) Specification Compliant1True-Color, 24 Bit/Pixel, 16.7M Colors at 1 or 2-Pixels Per ClockLaser Trimmed Internal Termination Resistors for Optimum Fixed Impedance MatchingSkew Tolerant Up to One Pixel Clock Cycle4x Over-SamplingReduced Power Consumption – 1.8 V Core Operation With 3.3 V I/Os and Supplies2Reduced Ground Bounce Using Time Staggered Pixel OutputsLowest Noise and Best Power Dissipation Using TI PowerPAD™ PackagingAdvanced Technology Using TI 0.18-µm EPIC-5™ CMOS ProcessTFP101A Incorporates HSYNC Jitter Immunity3PanelBus, PowerPAD and EPIC-5 are trademarks of Texas Instruments.I2C is a licensed bus protocol from Phillips Semiconductor, Inc.The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays The TFP101 and TFP101A are compliant to the DVI Specification Rev. 1.0.The TFP101/101A has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.The TFP101A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.
Description
AI
The Texas Instruments TFP101 and TFP101A are TIPanelBus™ flat panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP101/101A finds applications in any design requiring high-speed digital interface.
The TFP101/101A supports display resolutions up to XGA in 24-bit true color pixel format. The TFP101/101A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce.
PowerPAD™ advanced packaging technology results in best of class power dissipation, footprint, and ultra-low ground inductance.
The TFP101/101A combinesPanelBus™ circuit innovation with TI’s advanced 0.18-µm EPIC-5™ CMOS process technology, along with TI PowerPAD™ package technology to achieve a reliable, low-powered, low noise, high-speed digital interface solution.
The Texas Instruments TFP101 and TFP101A are TIPanelBus™ flat panel display products, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP101/101A finds applications in any design requiring high-speed digital interface.
The TFP101/101A supports display resolutions up to XGA in 24-bit true color pixel format. The TFP101/101A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce.
PowerPAD™ advanced packaging technology results in best of class power dissipation, footprint, and ultra-low ground inductance.
The TFP101/101A combinesPanelBus™ circuit innovation with TI’s advanced 0.18-µm EPIC-5™ CMOS process technology, along with TI PowerPAD™ package technology to achieve a reliable, low-powered, low noise, high-speed digital interface solution.
