74ALVCH16952DGG Series

The 74ALVCH16952 consists of two sections, each containing a dual octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the clock (nCPAB and nCPBA) provided that the clock enable (nCEABand nCEBA) is LOW. The data is then present at the output buffers, but is only accessible when the output enable input (nOEABand nOEBA) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.