Zenode.ai Logo
Beta
ADC10DV200

ADC10DV200 Series

Dual-Channel, 10-Bit, 200-MSPS Analog-to-Digital Converter (ADC)

Manufacturer: Texas Instruments

Catalog

Dual-Channel, 10-Bit, 200-MSPS Analog-to-Digital Converter (ADC)

Key Features

Single 1.8V Power Supply Operation.Power Scaling with Clock Frequency.Internal Sample-and-Hold.Internal or External Reference.Power Down Mode.Offset Binary or 2's Complement Output Data Format.LVDS or CMOS Output Signals.60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)Clock Duty Cycle Stabilizer.IF Sampling Bandwidth > 900MHz.Key SpecificationsResolution 10 BitsConversion Rate 200 MSPSENOB 9.6 bits (typ) @Fin=70 MHzSNR 59.9 dBFS (typ) @Fin=70 MHzSINAD 59.9 dBFS (typ) @Fin=70 MHzSFDR 82 dBFS (typ) @Fin=70 MHzLVDS Power 450mW (typ) @Fs=200 MSPSCMOS Power 280mW (typ) @Fs=170 MSPSOperating Temp. Range −40°C to +85°C.All trademarks are the property of their respective owners.Single 1.8V Power Supply Operation.Power Scaling with Clock Frequency.Internal Sample-and-Hold.Internal or External Reference.Power Down Mode.Offset Binary or 2's Complement Output Data Format.LVDS or CMOS Output Signals.60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)Clock Duty Cycle Stabilizer.IF Sampling Bandwidth > 900MHz.Key SpecificationsResolution 10 BitsConversion Rate 200 MSPSENOB 9.6 bits (typ) @Fin=70 MHzSNR 59.9 dBFS (typ) @Fin=70 MHzSINAD 59.9 dBFS (typ) @Fin=70 MHzSFDR 82 dBFS (typ) @Fin=70 MHzLVDS Power 450mW (typ) @Fs=200 MSPSCMOS Power 280mW (typ) @Fs=170 MSPSOperating Temp. Range −40°C to +85°C.All trademarks are the property of their respective owners.

Description

AI
The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode and 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates. The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode and 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.