MC100LVEL29 Series
ECL Dual Differential Clock/Data D Flip-Flop with Set and Reset
Manufacturer: ON Semiconductor
Catalog
ECL Dual Differential Clock/Data D Flip-Flop with Set and Reset
Key Features
• 1100MHz Flip-Flop Toggle Frequency
• ESD Protection: >2 KV HBM
• 580 ps Typical Propagation Delays
• The 100 Series Contains Temperature Compensation
• PECL Mode Operating Range: VCC= 3.0 V to 3.8 V with VEE= 0 V
• NECL Mode Operating Range: VCC= 0 V with VEE= -3.0 V to -3.8 V
• Internal Input Pulldown Resistors
• Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
• Flammability Rating: UL-94 code V-0 @ 1Ǟ", Oxygen Index 28 to 34
• Transistor Count = 313 devices
• Pb-Free Packages are Available
Description
AI
The MC100LVEL29 is a dual master-slave flip flop. The device features fully differential Data and Clock inputs as well as outputs. The MC100LVEL29 is pin and functionally equivalent to the MC100EL29. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to VEEand the Dbar input will bias around VCC/2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.The VBBpin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBBas a switching reference voltage. VBBmay also rebias AC coupled inputs. When used, decouple VBBand VCCvia a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBBshould be left open.