87993I Series

1-to-5 Differential-to-3.3V LVPECL PLL Clock Driver W/Dynamic Clock Switch

Manufacturer: Renesas Electronics Corporation

Catalog

1-to-5 Differential-to-3.3V LVPECL PLL Clock Driver W/Dynamic Clock Switch

Part	Voltage - Supply [Max]	Voltage - Supply [Min]	Differential - Input:Output [custom]	Differential - Input:Output [custom]	Operating Temperature [Max]	Operating Temperature [Min]	Number of Circuits	PLL	Input	Output	Supplier Device Package	Frequency - Max [Max]	Mounting Type	Divider/Multiplier	Package / Case	Ratio - Input:Output	Type
Renesas Electronics Corporation 87993AYILFT	3.465 V	3.135 V			85 °C	-40 °C	1	Yes with Bypass	HCSL LVDS LVHSTL LVPECL SSTL	LVPECL	32-TQFP (7x7)	250 MHz	Surface Mount	Yes/No	32-LQFP	2:5	PLL Clock Driver

Catalog

1-to-5 Differential-to-3.3V LVPECL PLL Clock Driver W/Dynamic Clock Switch

Description

The 87993I is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signal frequency and phase while the other three pairs generate 2x, phase aligned clock outputs. External PLL feedback is used to also provide zero delay buffer performance. The 87993I Dynamic Clock Switch (DCS) circuit continuously monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or LOW for at least 1 period), the INP_BAD for that CLK will be latched (H). If that CLK is the primary clock, the DCS will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance. The typical phase bump caused by a failed clock is eliminated.