Zenode.ai Logo
Beta
LMH0070

LMH0070 Series

SD/ DVB-ASI SDI serialzier and driver with LVDS Interface

Manufacturer: Texas Instruments

Catalog

SD/ DVB-ASI SDI serialzier and driver with LVDS Interface

Key Features

LVDS Interface to Host FPGANo External VCO or Clock Ref RequiredIntegrated Variable Output Cable Driver3.3V SMBus Configuration InterfaceIntegrated TXCLK PLL Cleans Clock NoiseSmall 48-Pin WQFN PackageIndustrial Temperature range: -40°C to 85°CKey SpecificationsOutput Compliant With SMPTE 424M, SMPTE 292M, SMPTE 259M-C and DVB-ASITypical Power Dissipation: 440 mW30 ps Typical Output Jitter (HD, 3G)All trademarks are the property of their respective owners.LVDS Interface to Host FPGANo External VCO or Clock Ref RequiredIntegrated Variable Output Cable Driver3.3V SMBus Configuration InterfaceIntegrated TXCLK PLL Cleans Clock NoiseSmall 48-Pin WQFN PackageIndustrial Temperature range: -40°C to 85°CKey SpecificationsOutput Compliant With SMPTE 424M, SMPTE 292M, SMPTE 259M-C and DVB-ASITypical Power Dissipation: 440 mW30 ps Typical Output Jitter (HD, 3G)All trademarks are the property of their respective owners.

Description

AI
The LMH0340/0040/0070/0050 SDI Serializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. An FPGA Host will format data with supplied IP such that the output of the LMH0340 is compliant with the requirements of DVB-ASI, SMPTE 259M-C, SMPTE 292M and SMPTE 424M standards. See for details on which Standards are supported per device. The interface between the SER (Serializer) and the FPGA consists of a 5 bit wide LVDS data bus, an LVDS clock and an SMBus interface. The LMH0340/0040/0070 SER devices include an integrated cable driver which is fully compliant with all of the SMPTE specifications listed above. The LMH0050 has a CML output driver that can drive a differential transmission line or interface to a cable driver. The FPGA-Attach SER/DES family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The SER is packaged in a physically small 48-pin WQFN package. The LMH0340/0040/0070/0050 SDI Serializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. An FPGA Host will format data with supplied IP such that the output of the LMH0340 is compliant with the requirements of DVB-ASI, SMPTE 259M-C, SMPTE 292M and SMPTE 424M standards. See for details on which Standards are supported per device. The interface between the SER (Serializer) and the FPGA consists of a 5 bit wide LVDS data bus, an LVDS clock and an SMBus interface. The LMH0340/0040/0070 SER devices include an integrated cable driver which is fully compliant with all of the SMPTE specifications listed above. The LMH0050 has a CML output driver that can drive a differential transmission line or interface to a cable driver. The FPGA-Attach SER/DES family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The SER is packaged in a physically small 48-pin WQFN package.