Specification	TMS320C6211BZFN150

Interface	McBSP, Host Interface
Mounting Type	Surface Mount
Non-Volatile Memory	External
On-Chip RAM	72 kB
Operating Temperature [Max]	90 °C
Operating Temperature [Min]	0 °C
Package / Case	256-BGA
Supplier Device Package	256-BGA (27x27)
Type	Fixed Point
Voltage - Core	1.8 V
Voltage - I/O	3.3 V

TMS320F28377S-Q1 Series

C2000™ Enhanced Product 32-bit MCU with 800 MIPS, 2xCPU, 2xCLA, FPU, TMU, 1 MB flash, EMIF, 16b ADC

...

Part	Voltage - I/O	Voltage - Core	Clock Rate	On-Chip RAM	Package / Case	Non-Volatile Memory	Interface	Type	Operating Temperature [Max]	Operating Temperature [Min]	Mounting Type	Supplier Device Package	Grade	Non-Volatile Memory	Qualification	Voltage - Core [custom]	Supplier Device Package [x]	Supplier Device Package [y]	Core Size	Number of I/O	Oscillator Type	Voltage - Supply (Vcc/Vdd) [Min]	Voltage - Supply (Vcc/Vdd) [Max]	RAM Size	Program Memory Size	Data Converters	Connectivity	Core Processor	Program Memory Type	Speed
Texas Instruments TMS320VC5420PGE200	3.3 V	1.8 V	100 MHz	384 kB	144-LQFP	External	Host Interface McBSP	Fixed Point	100 °C	0 °C	Surface Mount	144-LQFP (20x20)
Texas Instruments TMS320C28343ZFEQ	3.3 V	1.1 V	200 MHz	260 kB	256-BGA		CAN EBI/EMI I2C McBSP SCI SPI	Floating Point	125 ¯C	-40 °C	Surface Mount	256-BGA (17x17)	Automotive	16 kB	AEC-Q100
Texas Instruments TMS320C6412GDK600	3.3 V	1.4 V	600 MHz	288 kB	548-BFBGA FCBGA	External	Host Interface McBSP PCI	Fixed Point	90 °C	0 °C	Surface Mount	548-FC/CSP (23x23)
Texas Instruments TMS320F206PZ					100-LQFP				70 °C	0 °C	Surface Mount	100-LQFP (14x14)
Texas Instruments TMS320DM8167BCYG2	1.5 V 1.8 V 3.3 V		1 GHz 1.2 GHz	1.5 MB	1031-BFBGA FCBGA		EBI/EMI Ethernet I2C McASP McBSP PCI SD/SDIO Serial ATA SPI UART USB	Digital Media System-on-Chip (DMSoC)	95 °C	0 °C	Surface Mount	1031-FCBGA (25x25)		48 kB		1 V
Texas Instruments TMS320C6742EZWT2	1.8 V 3.3 V	1 V 1.1 V 1.2 V	200 MHz	488 kB	361-LFBGA		EBI/EMI Host Interface I2C McASP McBSP SPI UART	Fixed/Floating Point	90 °C	0 °C	Surface Mount	361-NFBGA		1.088 MB			16	16
Texas Instruments TMS320C5504AZCHA10	1.8 V 2.5 V 2.8 V 3.3 V	1.05 V 1.3 V	100 MHz	2 Mbit	196-LFBGA	ROM	EBI/EMI I2C I2S MMC/SD SPI UART/USART USB	Fixed Point	85 °C	-40 °C	Surface Mount	196-NFBGA (10x10)		128 kB
Texas Instruments TMS320C6202BGNZ250	3.3 V	1.5 V	250 MHz	384 kB	352-BBGA FCBGA	External	McBSP	Fixed Point	90 °C	0 °C	Surface Mount	352-FCBGA (27x27)
Texas Instruments TMS320C6748BZWT3	1.8 V 3.3 V	1.2 V	375 MHz	448 kB	361-LFBGA	External	EBI/EMI Ethernet MAC Host Interface I2C McASP SPI UART USB	Fixed/Floating Point	90 °C	0 °C	Surface Mount	361-NFBGA					16	16
Texas Instruments TMS320F28026PTQ					48-LQFP				125 °C	-40 °C	Surface Mount	48-LQFP (7x7)	Automotive		AEC-Q100				32-Bit Single-Core	22	Internal	1.71 V	1.995 V	6K x 16	32 KB	A/D 13x12b	I2C SCI SPI UART/USART	C28x	FLASH	60 MHz

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tray	1	$ 43.93
		10	$ 40.98
		40	$ 39.26
		80	$ 35.58
		240	$ 34.36
LCSC	Piece	1	$ 27.87
		200	$ 10.79
		500	$ 10.41
		1000	$ 10.22
Texas Instruments	JEDEC TRAY (5+1)	1	$ 37.17
		100	$ 33.04
		250	$ 27.16
		1000	$ 24.30

Description

General part information

TMS320F28377S-Q1 Series

The TMS320C672x is the next generation of Texas Instruments' C67x generation of high-performance 32-/64-bit floating-point digital signal processors. The TMS320C672x includes the TMS320C6727B, TMS320C6726B, TMS320C6722B, and TMS320C6720 devices.(1)

Enhanced C67x+ CPU. The C67x+ CPU is an enhanced version of the C67x CPU used on the C671x DSPs. It is compatible with the C67x CPU but offers significant improvements in speed, code density, and floating-point performance per clock cycle. At 350 MHz, the CPU is capable of a maximum performance of 2800 MIPS/2100 MFLOPS by executing up to eight instructions (six of which are floating-point instructions) in parallel each cycle. The CPU natively supports 32-bit fixed-point, 32-bit single-precision floating-point, and 64-bit double-precision floating-point arithmetic.

Efficient Memory System. The memory controller maps the large on-chip 256K-byte RAM and 384K-byte ROM as unified program/data memory. Development is simplified since there is no fixed division between program and data memory size as on some other devices.

Documents

Technical documentation and resources

TMS320C6211BZFN150

Deep-Dive with AI

TMS320C6211BZFN150

Deep-Dive with AI

Technical Specifications

TMS320F28377S-Q1 Series

Pricing

Description

TMS320F28377S-Q1 Series

Documents

Datasheet

TMS320C6000 u-Law and a-Law Companding with Software or the McBSP

TMS320C6000 Board Design: Considerations for Debug (Rev. C)

TMS320C6000 Tools: Vector Table and Boot ROM Creation (Rev. D)

Migrating from TMS320C6211B/C6711/C6711B and C6713 to TMS320C6713B (Rev. H)

On the Implementation of MPEG-4 Motion Compensation Using the TMS320C62x

TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (Rev. G)

TMS320C6000 Enhanced DMA: Example Applications (Rev. A)

TMS320C621x/TMS320C671x EDMA Architecture

TMS320C6000 DSP Designing for JTAG Emulation Reference Guide

TMS320C6000 System Clock Circuit Example (Rev. A)

Circular Buffering on TMS320C6000 (Rev. A)

G.723.1 Dual Rate Speech Coder: Multichannel TMS320C62x Implementation (Rev. B)

TMS320C6000 Host Port to MC68360 Interface (Rev. A)

TMS320C621x/C671x EDMA Queue Management Guidelines

TMS320C6000 McBSP to Voice Band Audio Processor (VBAP) Interface (Rev. A)

TMS320C6000 DSP Host-Post Interface (HPI) Reference Guide (Rev. C)

TMS320C62x DSP CPU and Instruction Set Reference Guide (Rev. A)

TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (Rev. E)

ETSI Math Operations in C for the TMS320C62x (Rev. A)

GSM Enhanced Full Rate Speech Coder: Multichannel TMS320C62x Implementation (Rev. B)

Extended Precision Radix-4 Fast Fourier Transform Implemented on the TMS320C62x

TMS320C6000 McBSP Initialization (Rev. C)

TMS320C6000 DMA Example Applications (Rev. A)

Migrating from TMS320C6211 to TMS320C6211B

TMS320C6000 HPI to PCI Interfacing Using the PLX PCI9050 (Rev. C)

TMS320C6000 DSP Power-Down Logic and Modes Reference Guide (Rev. C)

General Guide to Implement Logarithmic and Exponential Operations on Fixed-Point

IS-127 Enhanced Var Rate Speech Coder:Multichannel TMS320C62x Implementation (Rev. B)

TMS320C6000 McBSP: I2S Interface

Migrating From TMS320C6211B/C6711/C6711B/C6711C to TMS320C6711D (Rev. H)

TMS320C6000 Board Design for JTAG (Rev. C)

TMS320C6000 McBSP: IOM-2 Interface (Rev. A)

TMS320C6000 McBSP as a TDM Highway (Rev. A)

TMS320C6211/TMS320C6211B DSPs Silicon Errata (Revs 1.0, 1.1, 2.1, 2.2, 3.0, 3.1) (Rev. L)

Using IBIS Models for Timing Analysis (Rev. A)

TMS320C6000 Host Port to the i80960 Microprocessors Interface (Rev. A)

TMS320C6000 McBSP: AC'97 Codec Interface (TLV320AIC27) (Rev. A)

TMS320C6000 CPU and Instruction Set Reference Guide (Rev. G)

TMS320C6000 EMIF to External Flash Memory (Rev. A)

TMS320C6000 EMIF-to-External SDRAM Interface (Rev. E)

TMS320C6000 Host Port to MPC860 Interface (Rev. A)

TMS320C6000 DSP Cache User's Guide (Rev. A)

TMS320C6000 C Compiler: C Implementation of Intrinsics

TMS320C621x/671x EDMA Performance Data

TMS320C6000 McBSP Interface to an ST-BUS Device (Rev. B)

G.729/A Speech Coder: Multichannel TMS320C62x Implementation (Rev. B)

TMS320C6000 DSP 32-bit Timer Reference Guide (Rev. B)

Using the TMS320C6000 McBSP as a High Speed Communication Port (Rev. A)

Optimizing JPEG on the TMS320C6211 2-Level Cache DSP

TMS320C6000 DSP Peripherals Overview Reference Guide (Rev. Q)

TMS320C6000 McBSP: Interface to SPI ROM (Rev. C)

Thermal Considerations for the DM64xx, DM64x, and C6000 Devices

TMS320C621x/C671x DSP Two Level Internal Memory Reference Guide (Rev. B)

TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (Rev. C)

Using a TMS320C6000 McBSP for Data Packing (Rev. A)

MPEG-2 Video Decoder: TMS320C62x (TM) DSP Implementation

How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A)

Introduction to TMS320C6000 DSP Optimization

Interfacing theTMS320C6000 EMIFto a PCI Bus Using the AMCC S5933 PCI Controller (Rev. A)

TMS320C6000 EMIF to External Asynchronous SRAM Interface (Rev. A)

TMS320F28377S-Q1 Series