/ 0
100%
SN74SSTEB32866ZWLRActive
Texas Instruments
1.5-V/1.8-V 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
Ask questions about this document, request analysis, or get help understanding technical specifications.
DDR2 Memory Interface Clocks and Registers - Overview
25-Bit Configurable Registered Buffer w/Address-Parity Test datasheet