/ 0
100%
74SSTUB32868AZRHRActive
Texas Instruments
28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FOR HEAVILY LOADED DDR2 REGISTERED DIMMS
Ask questions about this document, request analysis, or get help understanding technical specifications.
28-Bit to 56-Bit Registered Buffer with Adress-Parity Test datasheet (Rev. C)
DDR2 Memory Interface Clocks and Registers - Overview