/ 0
100%
SN74GTLP21395PWRActive
Texas Instruments
TWO 1-BIT LVTTL/GTLP ADJ-EDGE-RATE BUS XCVRS W SPLIT LVTTL PORT, FDBK PATH AND SELECTABLE POLARITY
Ask questions about this document, request analysis, or get help understanding technical specifications.
Achieving Maximum Speed on Parallel Buses With Gunning Transceiver Logic (GTLP)
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)