/ 0
100%
CD74HC107M96Active
Texas Instruments
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH RESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
CMOS Power Consumption and CPD Calculation (Rev. B)
Logic Guide (Rev. AB)