/ 0
100%
SN74LVC112ADRActive
Texas Instruments
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
Implications of Slow or Floating CMOS Inputs (Rev. E)
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices