EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1) | ADSP-SC572KBCZ-42 - Analog Devices

/ 0

100%

ADSP-SC572KBCZ-42Active

Analog Devices

SINGLE-CORE SHARC+ (W/384KB L1), ARM®CORTEX-A5, 1MB SHARED L2, DDR, GIGABIT ETHERNET, USB, SDIO, 400-CSPBGA

Ask questions about this document, request analysis, or get help understanding technical specifications.

Datasheet

EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1)