/ 0
100%
CD74HC112PWRActive
Texas Instruments
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
CMOS Power Consumption and CPD Calculation (Rev. B)
Signal Switch Data Book (Rev. A)