/ 0
100%
DS90CR286ATDGGQ1Active
Texas Instruments
3.3 V RISING EDGE DATA STROBE LVDS RECEIVER 28-BIT CHAN LINK 66 MHZ
Ask questions about this document, request analysis, or get help understanding technical specifications.
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs
Receiver Skew Margin for Channel Link I and FPD Link I Devices