/ 0
100%
SN74LVC112ADTActive
Texas Instruments
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
Power-Up Behavior of Clocked Devices (Rev. B)
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)