/ 0
100%
CD74HC107EActive
Texas Instruments
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH RESET
Ask questions about this document, request analysis, or get help understanding technical specifications.
Power-Up Behavior of Clocked Devices (Rev. B)
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)