/ 0
100%
SN74GTLP1395PWActive
Texas Instruments
TWO 1-BIT LVTTL/GTLP ADJ-EDGE-RATE BUS XCVRS W SPLIT LVTTL PORT, FDBK PATH AND SELECTABLE POLARITY
Ask questions about this document, request analysis, or get help understanding technical specifications.
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
Logic in Live-Insertion Applications With a Focus on GTLP