/ 0
100%
ADSP-SC571BSWZ-5Active
Analog Devices Inc./Maxim Integrated
DUAL-CORE SHARC+ (W/768KB L1), ARM® CORTEX-A5, 1MB SHARED L2, 10/100 ETHERNET, 176-LQFP
Ask questions about this document, request analysis, or get help understanding technical specifications.
EE-400: Using Cache on ADSP-SC5xx/ADSP-215xx SHARC+ Processors (Rev.1)
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)